Debug register access is not necessarily as optimized as access to (e.g.) L1 cac...

		barrkel on Sept 27, 2013 \| parent \| context \| favorite \| on: TRESOR Runs Encryption Securely Outside RAM Debug register access is not necessarily as optimized as access to (e.g.) L1 cache.