Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

MIPS has a few weird features such as delay slots, that RISC-V sensibly dispenses with. There's been also quite a bit of convergent evolution in the meantime, such that AArch64 is significantly closer to MIPS and RISC-V compared to ARM32. Though it's still using condition codes where MIPS and RISC-V just have conditional branch instructions.


Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: